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CE Clock Enable 
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LED Light Emitter Diode 
LSB Least Significant Bit 
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MSB Most Significant Bit 
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NAND Not And 
PACE  Pinout and Area Constrains Editor 
PAL Programmable Array Logic 
PRE Preset 
PCB Printed Circuit Board  
RAM Random Access Memory 
ROM  Read Only Memory  
RTL Register Transfer Level 
SRAM  Static Random Access Memory 
SW  Switch  
TTL Transistor Transistor Logic 
UCF User Constraints File 
VCCO Voltage Current Controlled Oscillator 
VGA Video Graphics Array 
VHDL Very High Speed Integrated Circuit Hardware Description Language 
XOR  Exclusive OR 
 
  
Abstract 
  
For big development that occur in the world now to take to abbreviate the micro computers  
and logical devices such as  processors and memories etc , addition to used one chip for 
execution several processes,  hence  invent the  FPGA. This research explain, how use the 
FPGA chip in building and construction several logic circuits inside one FPGA chip, by means 
of writing the logic circuits by VHDL Language and download this circuits that written by 
VHDL Language inside FPGA chip, rather than used several Integral circuits in last .   The 
FPGA chip abbreviate the time, decrease number of ICs that used and decrease also the external 
connecters that used in last (In ASIC chip). The FPGA can use such as processor, or memory, or 
microcontroller at same time. 
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 1   Introduction  
    
1.1   The History of Programmable Logic  
By the late 1970s, standard logic devices were all the rage, and printed circuit boards were 
loaded with them. Then someone asked what if we gave designer the ability to implement different 
interconnections in a bigger device? This would allow designers to integrate many standard logic 
devices into one part. 
To offer the ultimate in design flexibility, Ron Cline from Signetics (which was later 
purchased by Phlips and then eventually Xilinx) came up with the idea of two programmable 
planes. These two planes provided any combination of AND and OR gates, as well as sharing of 
AND terms across multiple ORs. [1] 
 
1.2   Complex Programmable Logic Devices (CPLD) 
A complex programmable logic device (CPLD) is a programmable logic device with 
complexity between that of PALs and FPGAs, and architectural features of both. The building 
block of a CPLD is the macro cell, which contains logic implementing disjunctive normal form 
expressions and more specialized logic operations. [2]  
 
Why Use a CPLD?  
CPLD enable ease of design, lower development costs, more product revenue for money, and 
the opportunity to speed your product to market. [1] 
Ease of Design: CPLDs offer the simplest way to implement a design. Once a design has been 
described, by schematic and / or HDL entry, you simply use CPLD development tools to optimize, 
fit, and simulate the design. 
Lower Development Costs: CPLDs offer very low development costs. Because CPLDs are re-
programmable, you can easily and very inexpensively change your design. This allows you to 
optimize your design and continue to add new features to enhance your products. 
More Product Revenue: CPLDs offer very short development cycles, which means your 
products get to market quicker and begin generating revenue sooner. Because CPLDs are re-
programmable, products can be easily modified using ISP over the Internet. This in turn allows you 
to easily introduce additional features and quickly generate new revenue. 
 
Reduced Board Area: CPLDs offer a high level of integration (that is, a large number of 
system gates per area) and are available very small form factor packages. This provides the perfect 
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solution for designer whose products which must fit into small enclosures or who have a limited 
amount of circuit board space to implement the logic design.  
Xilinx CoolRunner CPLDs are available in the last chip scale packages. For example, the 
CP56 CPLD has a pin pitch of 0.5 mm and is a mere 6 mm in 6mm in size, marking it ideal for 
small, low power product. 
Cost of Ownership: Cost of Ownership can be defined as the amount it costs to maintain, fix, 
or warranty a product. For instance, if a design change requiring hardware rework must be made to 
a few prototypes, the cost might be relatively small. [1]  
 
 
1.3   Filed Programmable Gate Array (FPGA) 
In 1985, a company called Xilinx introduced a completely idea: combine the user control and 
time to market of PLDs with the densities and cost benefits of gate arrays. 
Customer liked it and the FPGA was born. Today Xilinx is still the number one FPGA vendor in 
the world.  
An FPGA is a regular structure of logic cells (or modules) and interconnect, which is under 
your complete control. This means that you can design, program, and make changes to your circuit 
whenever you wish.  
With FPGA now exceeding the 10 million gate limit (the Xilix Virtex –II FPGA is the current 
record holder). [1] 
 
 
1.3.1   History of FPGA   
In the late 1980s the Naval Surface Warfare Department funded an experiment proposed by 
Steve Casselman to develop a computer that would implement 600,000 reprogrammable gate. 
Casslman was successful and the system was awarded a patent in 1992. Some of the industry's 
foundational concepts for programmable logic arrays, gates, and logic blocks are founded in 
patents awarded to David W, in 1985. Xilinx Co Founders, invented first commercially viable 
FPGA in 1985, the XC2064. The xc2064 had programmable gates and programmable interconnects 
between gates. The XC2064 has 64 configurable logic block (CLBs), with two 3-input lookup 
tables (LUTs). Xilinx continued growing from 1985 to the mid 1990s, when the competitors 
sprouted up. By 1993 Actel Co was serving about 18% of market. In the early 1990s, FPGAs, were 
primarily used in telecommunications and networking. By end of the decade, FPGAs found to 
consumer (automotive and industrial applications). In 1997,  FPGAs got a glimpse of fame, when 
Adrian Thompson merged genetic algorithm technology and FPGAs to create a sound recognition 
device.[3] 
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1.3.2   What the FPGA? 
 The FPGA is an integrated circuit that contains many (64 to over 10,000) identical logic cells 
that can be viewed as standard components. Each logic cell can independently take on any one of a 
limited set of personalities. The individual cells are interconnected by a matrix of wires and 
programmable switches. A user's design is implemented by specifying the simple logic function for 
each cell and selectively closing the switches in the interconnect matrix. The array of logic cells 
and interconnect from a fabric of basic building blocks for logic circuits. Complex designs are 
created by combining these basic blocks to create the desired circuit. [4] 
 
 
1.3.3   Architecture of FPGA  
The most common FPGA architecture consists of an array of configurable logic blocks 
(CLBs), I/O pads, and routing channels. Generally, all the routing channels have the same width 
(number of wires). Multiple I/O pads may fit into the height of one row or the width of one column 
in the array as figure 1.1. 
 
Figure 1.1 Structure of FPGA Chip 
 
An application circuit must be mapped into an FPGA with adequate resources. While the 
number of CLBs and I/Os required is easily determined from the design, the number of routing 
tracks needed may vary considerably even among designs with the same amount of logic. (For 
example, a crossbar switch requires much more routing than a systolic array with the same gate 
count.) Since unused routing tracks increase the cost (and decrease the performance) of the part 
without providing any benefit, FPGA manufacturers try to provide just enough tracks so that most 
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designs that will fit in terms of LUTs and IOs can be routed. This is determined by estimates such 
as those derived from Rent's rule or by experiments with existing designs. 
A classic FPGA logic block consists of a 4-input lookup table (LUT), and a flip-flop , as 
figure 1.2. In recent years, manufacturers have started moving to 6-input LUTs in their high 
performance parts, claiming increased performance.  
 
Figure 1.2 FPGA Logic block 
 
There is only one output, which can be either the registered or the unregistered LUT output. 
The logic block has four inputs for the LUT and a clock input. Since clock signals (and often- other 
high-fanout signals) are normally routed via special-purpose dedicated routing networks in 
commercial FPGAs, they and other signals are separately managed. 
For this example architecture, the locations of the FPGA logic block pins are shown in Figure 
1.3. 
 
Figure 1.3 Logic Block Pin Locations 
 
Each input is accessible from one side of the logic block, while the output pin can connect to 
routing wires in both the channel to the right and the channel below the logic block. 
Each logic block output pin can connect to any of the wiring segments in the channels adjacent 
to it. 
Similarly, an I/O pad can connect to any one of the wiring segments in the channel adjacent to 
it. For example, an I/O pad at the top of the chip can connect to any of the W wires (where W is the 
channel width) in the horizontal channel immediately below it. 
Generally, the FPGA routing is unsegmented. That is, each wiring segment spans only one 
logic block before it terminates in a switch box. By turning on some of the programmable switches 
within a switch box, longer paths can be constructed. For higher speed interconnect, some FPGA 
architectures use longer routing lines that span multiple logic blocks. 
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Whenever a vertical and a horizontal channel intersect, there is a switch box. In this 
architecture, when a wire enters a switch box, there are three programmable switches that allow it 
to connect to three other wires in adjacent channel segments. The pattern, or topology, of switches 
used in this architecture is the planar or domain-based switch box topology. In this switch box , a 
wire in track number one connects only to wires in track number one in adjacent channel segments, 
wires in track number 2 connect only to other wires in track number 2 and so on. The figure 1.4 
illustrates the connections in a switch box. 
Modern FPGA families expand upon the above capabilities to include higher level 
functionality fixed into the silicon. Having these common functions embedded into the silicon 
reduces the area required and gives those functions increased speed compared to building them 
from primitives. Examples of these include multipliers, generic DSP blocks, embedded processors, 
high speed IO logic and embedded memories.  
 FPGAs are also widely used for systems validation including pre-silicon validation, post-
silicon validation, and firmware development. This allows chip companies to validate their design 
before the chip is produced in the factory, reducing the time to market. [3]  
 
Figure 1.4 Switch box 
 
 
 Architecture of Spartan-3 family 
The Architecture of Spartan-3 consists of five fundamental Programmable functional 
elements: 
1. Configurable logic blocks (CLBs) contain RAM-based Look Up Table (LUTs) to 
implement logic and storage element that can be used as flip-flops or latches. 
2. Input / Output Blocks (IOBs) control the flow of data between I/O pins and internal logic 
of the device. Each I/O Block supported bidirectional data flow plus 3- state operation. 
3. Block RAM provides data store in the from of 18-Kbit dual port blocks. 
4. Multiplier blocks accept two 18-bit binary numbers as inputs and calculate product. 
5. Digital Clock Manager (DCM) blocks provide self-calibrating, fully digital solutions for 
distributing, delaying, multiplying, dividing, and phase shifting clock signals. As shown in 
figure 1.5 [5] 
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Figure 1.5 Architecture of Spartan-3 family [5]   
   
1.3.4   How FPGAs Work 
Logic Cells 
FPGAs are built from one basic 'logic cell' , duplicated hundreds or thousands of them. A logic 
lookup table ( LUT ) ,  DFF and a 2 to 1 mux ( to bypass the flipflop if desired). The LUT is lik a 
small RAM that can implement any logic function. It has typically a few inputs as figure 1.6, for 
example an AND gate with 3 inputs , whose results is then OR-ed with another input would fit in 
one 4-inputs LUT.[6] 
 
  
  
Figure 1.6 Logic Cell [6] 
  
Interconnect 
Each logic cell can be connected to other logic cell through interconnect resources (wires / 
muxes placed around the logic cell) . Each cell can do little, but with lost of them connected 
together , complex logic functions can be created as figure 1.7. [6] 
 
  
 
Figure 1.7 FPGA Interconnect [6] 
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IO- Cells 
The interconnect wires also go to the boundary of the device where I/O cells are implemented 
and connected to the pins of the FPGAs, as figure 1.8. [6] 
 
  
  
 
Figure 1.8 I/O Cells [6] 
 
 
Dedicated Routing / Carry Chains 
In general purpose interconnect resources , FPGAs have fast dedicated lines in between 
neighboring logic cells. The most common type of fast dedicated lines are ' carry chains' . Carry 
chains allow creating arithmetic functions ( like counters and adders ) efficiently ( low logic usage 
& high operating speed ), as figure 1.9. [6] 
 
  
  
Figure 1.9 Dedicated Routing / Carry Chains [6]  
  
1.3.5   Features of FPGA  
1. Easy to design and detecting the defects and modified this defect in chip FPGA than chip 
ASIC. 
2. Not needed to complex manufacture for execute electronic circuits with FPGA. 
3. Design CPU for special purpose, because FPGAs easier to design, so the several 
companies that make the FPGAs , they are give free CPU on web page . 
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4. The chips FPGAs, they are change their function during period their work, so can put 
several designs inside FPGA chip, all this designs don't working at same time in FPGA 
chip, but some them work only when  needed them.  
5. The hardware designs of FPGA usually, give them by free. [7] 
 
 
 1.3.6   Who Make The FPGA?   
There are several companies making FPGAs in the world. The first two (Xilinx and Altera) 
hold the bulk of the market. [6] 
Xilinx and Altera are the current FPGA market leaders and long-time industry rivals. Together, 
they control over 80 percent of the market  , with Xilinx alone representing over 50 percent.[3] 
Xilinx also provides free Windows and Linux design software  , while Altera provides free 
Windows tools; the Solaris and Linux tools are only available via a rental scheme.[3] 
 Other competitors include Lattice Semiconductor (flash, SRAM), Actel (antifuse, flash-based, 
mixed-signal), SiliconBlue Technologies (low power), Achronix (RAM based, 1.5GHz fabric 
speed), and QuickLogic (handheld focused CSSP, no general purpose FPGAs). [3]  
 
 
1.3.7   FPGA Power  
FPGAs usually required two voltages to operate a 'core voltage' an 'IO voltage'. Each voltage is 
provided through separate pins. 
• The internal core voltage (called VCCINT here) is fixed (set by the model of FPGA that 
used). It is used to power the logic gates and flip-flops inside the FPGA. The value of 
voltage (3.3V, 2.5V, 1.8V, 1.5V, 1.2V). 
• The IO voltage (called VCCIO here) is used to power the I/O blocks (pins) of the FPGA. 
That voltage should match what the other devices connected to the FPGA expect. [6] 
The internal voltage is named 'VCC' for Xilinx and 'VCCINT' for Altera. 
The IO voltage is named 'VCCO' for Xilinx and 'VCCIO' for Altera. [6] 
 
 
1.3.8   FPGAs Pins   
FPGAs chip have dedicated and user pins. 
About 20% to 30% of the pins of an FPGA are 'dedicated pins', which means that they are hard 
coded to a specific function. 
The dedicated pins fall into three categories: 
Power pins: ground and core /IO power pins. 
Configuration pins: used to download the FPGA. 
Dedicated inputs, or clock pins: these are able to driver large nets inside the FPGA, suitable for 
clock or signal with large fan-outs. 
The rest are user pins (called 'IOs', or 'I/Os', or 'user I/Os', or 'user IOs', or 'IO pins') 
The IOs, they can be programmed to be inputs, outputs, or bidirectional. 
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Each "IO pins" is connected  to an "IO cell" inside FPGA. The "IO cells" are powered by the 
VCCIO pins (IO power pins). 
In new generation of FPGAs have a concept of "use IO banks". The IOs are split into groups, each 
having its own VCCIO voltage. That allows using the FPGA as a voltage translator device. [6] 
 
  
1.3.9   Applications of FPGA   
Applications of FPGAs include digital signal processing, software-defined radio, aerospace and 
defense systems, ASIC prototyping, medical imaging, computer vision, speech recognition, 
cryptography, bioinformatics, computer hardware emulation, radio astronomy and a growing rang 
of other area. [3] 
 
 
1.3.10   FPGA Design and Programming  
To define the behavior of the FPGA, the user provides a hardware description language (HDL) 
or a schematic design. The HDL might easier to work with large structures because it's possible to 
just specify them numerically rather than draw every piece by hand. But schematic entry can allow 
for easier visualization of a design. 
Then, using an electronic design automation tool, a technology mapped netlist is generated. The 
netlist can then be fitted to the actual FPGA architecture using a process called Place and Rout . 
The user will validate the map, place and rout results via timing analysis, simulation, and other 
verification methodologies. Once the design and validation process is complete, the binary file 
generated is used to (re) configure the FPGA. 
The HDLs are VHDL and Veriolog, an attempt to reduce the complexity of design in HDLs, 
compared to the equivalent of assembly languages. 
In typically design flow, an FPGA application developer will simulate the design at multiple 
stage throughout the design process. Initially the RTL description in VHDL or Verilog is simulated 
by creating test benches to simulate the system and abserve the results. Then, after the synthesis 
engine has mapped the design to a netlist, the netlist is translate to a gate level description where 
simulation is repeated to confirm the system proceeded without errors. Finally the design is laid out 
in the FPGA at which point propagation delays can be added and the simulation run again with 
these values back annotated onto the netlist. [3] 
 
 
 1.3.11   Steps Design of FPGA Chip   
1. Definition the purpose of chip, definition the problem that need solution, and purpose of 
the chip, this step important before start the design. 
2. Write the design, in this step will start write the design by draw schematic entry for circuit, 
but this method don't good for big designs. Or by write the design using VHD Language 
like VHDL or verilog.  
3. Simulation ,the simulation used  to detect the errors in design and repair them before 
programming. 
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4. Synthesis ,extraction of the components of circuit that described by VHD Language, for 
change this  describe to electronic circuit , this method don't used when using  the 
schematic entry. 
5. Place and route , comparison the design circuits by available resources inside FPGA, and 
put the circuits in suitable place in FPGA chip, and connect between these circuits 
according to circuit design, and connect pins of FPGA chip with circuit parts inside the 
chip.  
6. Generator of the bit stream, the generator of the bit stream or program file that contain on 
all information about circuit design and comparison the design by available resources 
inside FPGA, and how connect the switches inside FPGA. [7]  
 
1.3.12    FPGA Comparison  
Historically, FPGAs have been slower, less energy efficient and generally achieved less 
functionality than their fixed  ASIC counterparts. A combination of volume, fabrication 
improvements, research and development, and the I/O capabilities of new supercomputers have 
largely closed the performance gap between ASICs and FPGAs 
Advantages include a short time to market, ability to re-program in the field to fix bugs, and lower 
non-recurring engineering costs. 
• IC costs are rising aggressively  
• ASIC complexity has bolstered development time and costs 
• Revenue losses for slow time to market are increasing 
• Financial constraints in a poor economy are driving low cost technologies  
These trends make FPGAs better than ASICs. 
In addition, some FPGAs have the cability of partial re-configuration that lets one portion of the 
device be re-programmed while other portion continue runing. [3] 
 
 
1.4   What  is Difference Between FPGA and CPLD?  
Both are programmable digital logic chips and are made by the same companies. But they have 
difference characteristics. 
1. FPGAs are fine-grain devices that means contain a lot (up to 100000) of tiny blocks of 
logic with FFs . CPLDs are coarse-grain devices, they contain few (100s max) large blocks 
of logic with FFs. 
2. FPGAs are RAM based they need to be downloaded (configured) at each power up. 
CPLDs are EEPROM based they are active at power up. 
3. FPGAs have special routing resources to implement efficiently arithmetic functions. 
CPLDs do not have them. 
4. CPLD have faster input to output timings than FPGAs. 
5. FPGAs can contain large digital designs, while the CPLDs can contain little designs. [6] 
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1.5   VHDL Language  
1.5.1   Definition   
VHDL (VHSIC (Very High Speed Integrated Circuit) hardware description language) is 
hardware description language used in electronic design automation to describe digital and mixed 
signal system as field programmable gate arrays and integrate circuit. [8] 
 
 
1.5.2   About VHDL  
VHDL was originally developed at the behest of the US Department of Defense in order to 
document the behavior of the ASICs that supplier companies were including in equipment.VHDL 
was developed as an alternative to huge, complex manuals which were subject to implementation-
specific details, [8] was that development in 1980s. 
The initial version of VHDL , designed to IEEE standard 1076 - 1987, the second issue of IEEE 
1076, in 1993, some minor change in the standard (2000 and 2002), in Jun 2006, VHDL Technical 
Committee of Accellera approved so called Draft 3.0 of VHDL 2006, in September 2008 the 
VHDL standard IEEE 1076 2008 was approved by REVCOM. [8] 
 
 
1.5.3   Basic Structure of a VHDL file   
The VHDL code consists of a design entity can contain other entities also, and an architecture 
body. The entity declaration the interface to the outside world that defines the input and output 
signals, the architecture body contains the description of entity and is composed of interconnected 
entities, processes and components, as figure 1.10. [9]  
 
  
  
Figure 1.10 VHDL Structure                
  
 Entity Declaration 
An entity is list a with specifications of all input and output pins (port) of the circuit, as 
followed code. 
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The mode of the signal IN (unidirectional), OUT (unidirectional), INOUT (bidirectional), or 
BUFFER. The type of signal can be BIT, STD_LOGIC, INTEGER, etc. The name of entity can be 
any name except VHDL reserved world. [10] 
 
 Architecture 
The architecture is a description of how the circuit should behave (function), as following code. 
 
  
 
         
 
 
 
An architecture has two parts, declarative part (optional), where the signal and constants are 
declared, and the code part. The name of entity and architecture can be any name except VHDL 
reserved world. [10] 
  
1.5.4   Some Simple Code Examples by VHDL Language 
In VHDL, a design consists at a minimum of an entity, which describes the interface and an 
architecture, which contains the actual implementation. In addition, most designs import library 
modules. Some designs also contain multiple architectures and configurations. [8] 
A simple AND gate in VHDL would look something like this: 
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Full adder: 
 
 
D Flip-Flop with asynchronous Reset (Triggered at the rising edge) 
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 2.   Description of Basic Logic Functions   
 
2.1   Introduction     
In this chapter we explain some logic circuits that can be execute by  FPGA ,  actually all the 
logic circuits can be execute  in FPGA approximately , from simple logic circuits to complex logic 
circuits as microcontroller or microprocessors. 
 
2.2   The Main Logic Gates and other Gates 
The main logic gates they are basic for building any logic systems, the logic gates they are work 
with binary numbers, the voltage that used with logic gates , they are high ( logic (1) ) or low (logic 
(0))  . The logic systems builder by use three basic logic gates the are AND gate, OR gate and NOT 
gate. [11] 
The main logic gates and the other gates are shown in table 2.1 
  
  
  
Table 2.1 The Logic gates  
  
2.3   Full Adder (FA)   
The full adder circuit calculate very simple mathematical function, it  have three inputs  (A,B,C) 
, and two outputs sum (S) and carry (Co) . The full adder circuit can be add three binary bit , as 
shown in figure 2.1 and table 2.2. [12] 
 
  
Figure 2.1 Full adder circuit  
BA ⊕  
  
BA ⊕  
  
BA +  
  
BA⋅  
  
  
A  
  
BA +  
 
BA ⋅  
  
B A 
1  0  1  1  1 0  0  0  0  
0  1  0  1  1  1  0  1  0  
0  1  0  1  0  1  0  0  1  
1  0  0  0  0  1  1  1  1  
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Table 2.2 Truth table of full adder  
 
 
2.4   Digital Comparison  
The Comparison logic circuit  able to comparison the binary numbers, as shown in figure 2.2  
this circuit  able to comparison two digital numbers , each number consists on four bits A (A0, A1, 
A2, A3) and B (B0, B1, B2, B3), and determine only if the numbers equal or no.  the output of the 
circuit (Y) , when Y = high (logic (1)) then the numbers are equal , when Y = low (logic (0)) then 
the numbers are different .[13] 
 
                 
Figure 2.2  4 Bit comparator circuit    
  
But multi-bit comparator can be constructed to compare whole binary or BCD  words to 
produce an output if one words is larger, equal to, or less than the other, as shown  in figure 2.3  4 
bit magnitude comparator circuit. [14] 
 
                     
  
Figure 2.3  4 Bit magnitude comparator circuit                        
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2.5   Shift Register 
In Figure 2.4 Shift Register Circuit serial input and serial output, the data it will be shifting on 
position to right side with each rising clock signal. 
 
  
  
Figure 2.4 Shift Register circuit  
 2.6   Multiplexers    
A multiplexer (MUX) or data selector can be used to select  one of four operations as shown in 
figure 2.5. The output Q of multiplexer. The input functions A,B,C,D (the input functions for 
example Adder, Subtract, Multiplier,…, any function ) . The C1,and C2 are the selection inputs of 
the multiplexer.   
 
  
Figure 2.5 Multiplexer circuit  [15]  
2.7   Full subtracter   
The logic circuit for full subtracter shown in figure 2.6 , where the minuend = A , the subtracted 
= B , the internal borrowing = Bin , the difference = Di , the external borrowing = Bo [11] 
 
 
  
Figure 2.6 Full Subtracter circuit 
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2.8    The Flip-Flops    
 
2.8.1   JK Flip-Flop  
In figure 2.7 the symbol of JK Flip-Flop (Positive Edge Triggered). it has J , K inputs , and 
clock input , preset input active at logic (0), and clear input active also at logic (0), as table 2.3, the 
Q(n) output of flip-flop before input  clock signal (or before change clock signal) , Q(n+1) output 
of flip-flop after clock signal input (or after change clock signal) .[12] 
 
Figure 2.7 JK Flip-Flop 
  
 
 
Table 2.3 Truth table JK Flip-Flop 
2.8.2   D Flip-Flop    
The figure 2.8  it shown the symbol of D flip-flop (Positive Triggered). It has data input (D), 
clock input (CK), set input (PR), clear input, and output (Q). If the input D at the state logic (1) 
before input clock signal then the next state after input clock signal it will be at logic (1), if the D at 
the stat (0) before input clock signal then the next state after input clock signal it will be logic (0) , 
as shown in truth table 2.4 .[12] 
  
Figure 2.8  D Flip-Flop 
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Table 2.4 Truth table for D Flip-Flop  
 
2.9   Decoder   
 Decoder from binary code to decimal (0 - 7) 
The Decoders that shown in figure 2.15 , it will be conversion the binary code (A B C ) to decimal 
number ( from 0 to 7) , the input for this decoder binary code , the output for this decoder 8 LED 
when the binary code is congruent to the decimal number the  LED for this number it will be light . 
As Figure 2.9. [13] 
  
Figure 2.9  Decoder circuit  
  
2.10   Synchronous Counter   
In Figure 2.10 synchronous counter by used D Flip-Flop, with  count enable signal (E), preset 
signal (PRE), clear signal (CLR),  the counter it will be count from (0000) at (1111).  [16] 
 
  
Figure 2.10  Binary counter circuit    
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2.11   Traffic Lights Control  
The Traffic lights that used in cross ways, for regular the moving the cars and the pedestrian, the 
mode of the traffic lights are some different between the different the countries, but in generally the 
traffic lights have for cars green color, red color, and orange or yellow color, for pedestrian green 
color, and red color. The green light allows  traffic to proceed in direction denoted, the red light 
prohibits any traffic from proceeding, the orange or yellow light denoting prepare to stop or going 
but for cars only. Will be designed using FSM and then translated into VHDL, for that a structural 
description will be used. 
  
2.12   Binary Multiplier 
The circuit of binary multiplier is shown in figure 2.11 ,  for multiplier two binary numbers , 
each binary number consists of two bits (A0 , A1) , ( B0 , B1) normally the output four bits ( Q0 , 
Q1 , Q2 , Q3 ). 
  
Figure 2.11 Binary multiplier circuit 
 
2.13   Memory (RAM)   
2.13.1   Block Ram  
In Figure 2.12 shown Memory RAM 16x4 for write or read on it. It can be storage 16 world , 
each world consists on 4 bits , the total bits that storage in this memory 64 bits , it consists input 
data (D0 D1 D2 D3) , input adders (A0 A1 A2 A3) , output data (O0 O1 O2 O3) , and WE input for 
select the write or read mode. [11] 
  
Figure 2.12 RAM 16x4 bits  
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2.13.2   Distributed RAM  
In each FPGA specifically SPARTAN- 3 Configurable Logic Block (CLB) contains up   32 bits 
of dual-port RAM. This RAM is distributed throughout the FPGA and is commonly called 
“distributed RAM” to distinguish it from block RAM. [17] 
 
2.14   Debounce circuit 
The Debonce circuit it be used with mechanical switches( like limit switches and push buttons)  
for provide the logic circuits by clean pulse, as figure 2.13,  rather than used mechanical switch 
alone, that give several signals when move this switch from close to open or from open to close. 
 
  
  
Figure 2.13 Debonce circuit [18] 
 
 
2.15   Priority Encoder Circuit  
The priority encoder circuit used where  need change the data bits , for example from 4 bits 
input to 2 bits output , or from 8 bits input to 3 bits output , or from 16 bits input to 4 bits output ,  
shown in figure 2.14  priority encoder 8-to-3 bit priority encoder , and truth table for this encoder 
as table 2.5 . [19] 
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2.16   Digital Stopwatch 
In figure 2.15  Digital stopwatch (00 – 99 sec) that relies used four Integrate circuits 
1. 1 x CD4060BM (14 stage ripple carry binary counter) 
2. 1 x CD4040BM (14 stage ripple carry binary counter) 
3. 1 x MC14518B (BCD counter) D. 2 x MC14511B (BCD to seven segment) 
4. 2 x 7 segment LED displays driver [20] 
  
  
  
Figure 2.15  Digital stopwatch [20]  
2.17   Barrel Shifter   
The diagram of barrel shifter is shown in figure 2.16. The input for this circuit is 8 bits , the 
output is shifted version of the input with the amount of shift defined by shift input (from 0 to 7) . 
The circuit consists of three individual barrel shifters, the first barrel has only one '0' connected to 
one of the multiplexers, while the second has two, and the third has four. [10] 
 
  
 
Figure 2.16  Barrel shifter [10]  
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2.18   LD Latch   
LD is a transparent data latch. The data output (Q) of the latch reflects the data input (D), while 
the gate enable (G) input is High. The data on the (D) input during the High-to-low gate transition 
is stored in the latch. The data on the (Q) output remains unchanged as long as gate (G) remains 
Low, as figure 2.14 and table 2.6. [21] 
  
 
                        
  
Figure 2.17  LD Latch                                                              Table 2.6 Truth table LD Latch 
  
  
2.19   Double Data Register (DDR Register)    
DDR Register is  a dual data rate (DDR) output D flip-flop with clock enable (CE) and 
asynchronous preset (PRE) and clear (CLR). It consists of one output buffer and one dual data rate 
flip-flop (FDDRCPE), as figure 2.18, and trout table 2.7. 
When the asynchronous PRE is High and CLR is Low, the Q output is preset High. When CLR 
is High, Q is set Low. Data on the D0 input is loaded into the flip-flop when PRE and CLR are 
Low and CE is High on the Low-to-High C0 clock transition. Data on the D1 input is loaded into 
the flip-flop when PRE and CLR are Low and CE is High on the Low-to-High C1 clock transition. 
[22] 
 
                                                      
                               
Figure 2.18 DDR Register [22]                                             Table 2.7 Truth table DDR Register  
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2.20   Digital Accumulator  
An accumulator is build with an adder whose sum can be loaded into a register as shown in 
figure 2.19. Accumulators are a basic building block of most large digital logic [23] 
 
 
  
  
Figure 2.19  Digital accumulator  
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 3.   Design of  Logic Emulator Structure   
   
3.1   Introduction  
In this chapter, execute several logic circuits by VHDL Language and testing these logic circuits 
practically inside FPGA chip. 
 
 
3.2   The Tools that used for Execute Logic Circuits  
 
 Computer 
1. For writ, the logic circuits by VHDL Language and download these logic circuits that written 
by FHDL Language inside FPGA Chip via XILINX software. 
2. FPGA Chip type Spartan 3 
3.  Adapter 
 For supplied FPGA Chip by DC power 
4.  Conductor cable 
For connected between Computer and FPGA Chip 
 
 
 3.3   Spartan 3 FPGA Board  
The Spartan 3 FPGA board is a robust board containing many features. A list of key features 
and their location on the board is listed below. As shown in figure 3.1 
 
 
 
  
Figure 3.1 Spartan-3 FPGA Board [24] 
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1. VGA (HD-15) Monitor Port 
2. 9-pin (DB-9) 
3. Power Connector 
4. A1 Expansion Port 
5. A2 Expansion Port 
6. B1 Expansion Port 
7. PS/2 Port 
8. Seven Segment Displays  
9. Switches (8)  
10. Buttons (4) 
11. LEDs (8) 
12. Power LED 
13. Spartan 3 FPGA Core 
14. Program LED (Lit when the FPGA is programmed) 
15. JTAG Port (used to program  The FPGA) 
 Will notice that next to each component on the board, a label and pin number is printed on the 
board. For example, the leftmost button has “BTN3 (L14)” printed on it, the “L14” is the pin 
number we will use in Xilinx. There are also 3, 40-pin expansion ports along the edges of the board 
that we can use for wiring the FPGA to external devices. Note that not all of these pins can be used. 
[24]  
 
  
3.4   Diagram of Digital Circuit Emulator with Programmable Logic  
In figure 3.2  shown the diagram of FPGA chip. It contain on several functions (from function 1 
at n for example). These functions that  designed and written by VHDL code, and downloaded  
inside FPGA chip. Contain also on multiplexer for connected the selected  function by  output, 
clock divider for divided signal clock, counter function for select function , and seven segment 
driver.  The outside FPGA chip data  input (4  push buttons ,  8  switches), output (8 LEDs, 4 seven 
segment ) , and digital clock for generator signal clock. 
  
Figure 3.2 Diagram of digital circuit emulator with programmable logic 
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3.5    Design of Some Logic Functions by VHDL Language  
3.5.1   Simple Logic Gates 
In figure 3.3 simple gates that use inputs , SW7, SW6, SW5, and clock signal , outputs , LED7, 
LED6, LED5, LED3, LED2, LED1, as following form 
  
 
  
 
Figure 3.3 Simple gates 
 
 
Implementation this function by FHDL code  
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3.5.2   Multiplexers Circuit  
The Multiplexer Circuit useful in chose the required function rather than use another circuit for 
generator this function , the inputs for multiplier circuit ( SW4 , SW5 , SW6 , SW7  inputs 
functions , SW1 , SW2 select inputs ) , the output LED 7 as figure 3.4 . 
 
  
  
Figure 3.4 Multiplexer circuit   
 
  
  
Implementation Multiplexer circuit by VHDL code 
The describe of previous multiplexer circuit by VHDL language as following describe the 
functions inputs SW(7), SW(6), SW(5), SW(4), the select input SW(3), SW(2), the function output 
selected LED(7), the inputs and outputs are defined in beginning the VHDL design in entity 
section. 
 
  
  
 
3.5.3   Decoder Circuit  
This Decoder Circuit for decoder the binary numbers (000 till 111 ) to decimal numbers ( 0 till 7 
) ,  the inputs for this circuit are ( Din SW7 , SW6 , SW5 , SW4 , clear input SW4 ) , the outputs are 
( LED7 .. LED0 ) , each LED to mean on decimal number , for example the LED0 to mean on 
number 0 in decimal , the LED7 to mean on number 7 in decimal system , as figure 3.5. 
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Figure 3.5  Decoder 
 
  
Implementation the Decoder circuit by VHDL code 
 This code VHDL language for decoder tree binary bit to decimal (from 0 to 7) , the inputs for this 
decoder ( SW7 , SW6 , SW5 ) , and outputs (LED0 , to LED6) on the FPGA board , the inputs and 
outputs are defined in beginning the VHDL design in entity section.  
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3.5.4   Binary Multiplier Circuit  
The circuit of binary multiplier is shown in figure 3.6 ,  for multiplier two binary number , each 
binary number consists of four bits.  
 
  
  
  
  
Figure 3.6 Binary Multiplier circuit [10]  
 
  
  
Implantation the multiplier circuit by VHDL language 
This code VHDL language for multiplier circuit for multiplier two binary number each number 
consisting  on four bits , the inputs for this multiplier for first number (SW7, SW6, SW5, SW4) and 
for second number (SW3, SW2, SW1, SW0), and output for this multiplier seven segment display , 
these inputs and outputs are defined in beginning VHDL design in entity section  
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   3.5.5   D Flip-Flop Circuit  
The circuit of D Flip-Flop shown in figure 3.7 , the inputs are (  Din SW (3..0) , clear BTN (3) , 
clock BTN (2) , clock enable SW (7) ) , the outputs are ( Q LED ( 3..0)) , the data input will be go 
to output with each rising edge of clock input. 
  
  
Figure 3.7 D Flip-Flop Circuit   
 
 
  
Implementation the D Flip-Flop Circuit by VHDL language 
The input for this D Flip-Flop( SW3 , SW2 , SW1 , SW0) , the output (LED3, LED2, LED1, 
LED0), clock input BTN(2), reset BTN(3), enable SW(7), these inputs and outputs are defined in 
beginning VHDL design in entity section. 
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3.5.6   Synchronous Counter Circuit  
In figure 3.8  4 bits Synchronous Counter Circuit by use DFF , the inputs are ( clock enable SW 
(7) , clock SW (2) , clear BTN (3) ), the outputs are  ( Q LED ( 3..0)) , as VHDL code below  
 
  
 
Figure 3.8 Synchronous Counter Circuit by use DFF  
 
 
Implementation the 4 bits  Synchronous Counter Circuit by VHDL language    
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3.5.7   Debounce Circuit   
In figure 3.9 Debounce Circuit that use buffer , resistor and capacitor , the input for this circuit  
( SW ) , the output  ( OUT ) for clean pulse. 
  
Figure 3.9 Debounce Circuit  
 
Implementation Debounce Circuit by VHDL language  
 
 
  
  
3.5.8   Shift Register Circuit   
The Shift Register Circuit that shown in figure 3.10 that parallel load , and parallel output , the 
inputs ( Din SW ( 3..0 ) , clock enable SW (7) , clock BTN (2) , load SW ( 5 ) , shift lift logic SW ( 
6 ) , clear BTN (3)) , the output ( Q LED ( 7..0 )) , as VHDL code below  
  
Figure 3.10 Shift Register  
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Implementation the Shift Register by VHDL code  
  
 
  
  
     3.5.9   Digital Comparator Circuit  
In figure 3.11 4 bit comparator circuit for comparator two binary numbers , and determine if the 
numbers are equal or which number is greater than or which number is less than, it have data inputs 
number A ( SW7 , SW6 , SW5 , SW4 ) , number B ( SW3 , SW2 , SW1 , SW0 ) ,  outputs LED7 
(A > B) , LED6 ( A = B) , LED5 ( A < B ). 
 
 
  
Figure 3.11 4-bit Comparator Circuit  
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Implementation the 4 bit Comparator Circuit by VHDL code 
 
  
  
3.5.10   Digital Accumulator   
The Digital Accumulator Circuit , building of adder and register as figure 3.12 , the inputs are ( 
Din SW(3..0) , clock signal BTN (2)) , the outputs are ( Q LED ( 3..0 ) ) , as VHDL code below  
 
  
  
Figure 3.12 Digital Accumulator  
  
 
Implementation the Digital Accumulator Circuit by VHDL Code 
  
  
  
35 
 
3.5.11   Latch Circuit   
In figure 3.13 shown the LD Latch circuit, the inputs for this circuit are (D data input SW (1), 
Gate SW (0)), the output (Q LED (0)), the data on input D is transit from input to output when the 
gate enable (G = 1), while the data stored when the gate (G = 0), as VHDL code below.    
 
  
Figure 3.13 LD Latch   
  
  
Implementation the Latch Circuit by VHDL code 
 
  
  
  
3.5.12   Priority Encoder Circuit   
The Priority Encoder Circuit must encode the address of the input bit from 8 bits to 3 bits , the 
priority encoder circuit use in several applications such as keyboard . The inputs for this circuit are 
(  SW( 7..0 )  ) , and outputs are ( LED( 2..0 )), as shown in figure 3.14. 
 
  
Figure 3.14 Priority Encode  
  
36 
 
Implementation the Priority Encoder by VHDL code  
 
  
  
3.5.13   Barrel Shifter Circuit   
Figure 3.15 shows the four bits Barrel Shifter Circuit, the circuit shift the input vector (of size 4) 
either 0 or 1 position to the lift. for example when the input equal  (0011), and shift equal (00), the 
output it will be equal to input (0011), when the shift (01), the output it will be (0110), when the 
shift (10), the output it will be (1100), when the shift (11), the output it will be (1001), and so on. 
  
Figure 3.15 Barrel Shifter   
  
Implementation the Barrel Shifter Circuit by VHDL code  
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3.5.14   Stop Watch Timer Circuit 
Figure 3.16 illustrate the Stop-Watch Circuit that contains on counter and register , that contains 
on free-running  counter, when the signal stop is occur , the status the counter must be stored in the 
register just before the reset occurs Once stop returns to '0' , the counter resumes counting ( from 
zero) , while the register holds the previous count  
  
  
Figure 3.16 Stopwatch Circuit [10]    
 
Implementation the Stop-Watch Circuit by VHDL code 
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3.5.15   Traffic Lights Control Circuit  
In figure 3.17 illustrate the traffic lights, intersection a main road (road of cars has tow 
directions) with a walker crossing, is controlled by tow traffic lights. The traffic lights for cars has 
3 possible value (uppercase): red R, green G, yellow Y, the walker has 2 possible value 
(lowercase): red r, and green g.  There are input signal A  (walker push button) to controller that 
has 2 possible value, 1 (pressed), and 0 (un-pressed). The state machine of traffic lights for this 
case shown in figure 3.18, that consists on six stages (G r, Y r, R r, R g, R r, R Y r,). The first stage 
G r, it repeat it self when the signal A = 0, but the state machine will be go to next stage Y r, when 
signal A = 1 (when, the push button is pressed), after that the state machine continue to next stage, 
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until first stage G r, with unimportant whether the push button is pressed or no. The figure 3.19  is 
shown the illumination for this traffic light system   for cars and walker. 
  
  
Figure 3.17 Traffic Lights   
  
  
  
Figure 3.18 Simple Traffic Lights state machine diagram  
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.  
Figure 3.19 Illumination of traffic light control  
 
  
  
Connected the Traffic Lights Control with VGA Display  
The Spartan-3 board include a VGA display port and DB15 connector, as figure 3.1. Connect this 
port directly to PC monitor or flat-panel LCD using a standard monitor cable. As shown in figure 
3.20 the Spartan-3 FPGA controls by five VGA signals: Red (R), Green (G), Blue (B), Horsetail 
Sync (HS), and Vertical Sync (VS), each color line has a series of resistors to provide 3-bit color, 
with one bit each for Red, Green, and Blue. The HS and VS signals are TTL level. Drive the R, G, 
and B signals High (1) or Low (0) to generate the eight possible colors that shown in Table 3.1.[25] 
As shown in figure 3.21 Cathode Ray Tube (CRT) display, the VGA controller generate the HS 
and VS timing signals and  coordinates the delivery of video data on each pixel clock. The pixel 
clock defines the time available to display one pixel of information. The VS signal defines the 
refresh frequency of the display. The number of horizontal lines displayed at given refresh 
frequency defines the horizontal retrace frequency.[25] 
 
   
  
Figure 3.20 VGA Connectors from Spartan-3 Kit board [25]  
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Table 3.1 3 Bit display color codes [25]  
 
 
  
Figure 3.21 CRT Display  [25] 
  
The FPGA board will be connected with VGA Display, for display the output of traffic 
lights for walkers and cars on VGA Monitor, as shown in figure 3.22 output of traffic 
lights control on VGA display. The graphics features of the implemented functions are 
powered by a VGA Time-Base for FPGA described in. [26]   
  
Implementation of FSM for traffic lights with VGA display by VHDL code 
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Figure 3.22 Traffic lights output on VGA Monitor   
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The State Machine of traffic lights Control, as shown in figure 3.23   
    
 
  
 
Figure 3.23 FSM for Traffic Lights Control 
 
 
3.5.16   Double Data Rate Register (DDR Register)   
Figure 3.24 illustrate the DDR Register circuit, it contains tow flip-flops, and multiplexer. The 
FFs connected together  to data inputs ( DIN), Clock enable ( CE ) , Clock signal ( CLK)  , and 
Clear ( CLR ) , but each FF has  output , each output for these FF are connected to multiplexer 
input, the multiplexer has final output (Q). The Data on (DIN) input is loaded into the first FF, (the 
data will be transfer from FF input to FF output) with rising edge on (CLK) clock input. The Data 
also on (DIN) input is loaded into the second FF with falling edge on (CLK) Clock input. 
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Figure 3.24 DDR Register    
 
 
Implementation the DDR Register by VHDL code 
  
  
  
 
3.5.17   Distributed RAM Memory  
In FPGA can use Look-Up Tables as Distributed RAM. Figure 3.25 illustrate Distributed RAM 
dual- port has one read / write port and an independent read port. 
Write Operations: 
 The write operation is a single clock-edge operation, controlled by the write-enable input, WE.  
WE is active High. When the write enable is High, the clock edge latches the write address and 
writes the data on the D input into the selected RAM location. 
When the write enable is Low, no data is written into the RAM. 
Read Operation: 
The address port either for single or dual-port modes is asynchronous with an access time 
equivalent to a LUT logic delay. [17] 
  
Figure 3.25 Dual-Port Distributed RAM [17] 
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Connected the Memory with VGA Display  
The FPGA board will be connected with VGA Display, for display the output of the memory 
(addresses according value that stored inside the memory) on VGA Monitor. 
 
Implementation Dual-port Distributed RAM with VGA Display by VHDL code 
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4.   Implementing the logic design into Spartan-3 Starter Kit Board 
  
4.1   Introduction  
In this chapter explain how translate the design of the high level VHDL language, which 
describe the design to the Register Transfer Level (RTL), into a netlist at the gate level. The second 
step is optimization, which is performed on the gate level netlist for speed or area, now the design 
can be simulated, and place-and-rout, software will be generate the physical layout for FPGA chip. 
[10] As figure 4.1. 
 
The implementation process includes four key steps 
1. Translate: Interprets the design and runs (design rule check). 
2. Map: Calculates and allocates resources in the targeted device. 
3. Place and Rout: Places the CLBs in logical position and utilized the routing resources. 
4. Generate Programming File: Creates a programming bitstream. [1]  
 
  
Figure 4.1 VHDL Design flow       
  
4.2    User Constraints 
The Constraints Editor is a graphical user interface (GUI) tool for entering timing constraints 
and pin location constraints. The user interface simplifies constraint entry by guiding you through 
constraint creation without your needing to understand UCF file syntax. [27] 
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Assign Package Pins 
The Assign Package Pins for few the FPGA Pins specially that connected with the internal logic 
function inside FPGA chip, double click on Assign Package Pins inside Process Window as figure 
4.2 will be obtained on package pin locations as figure 4.3. 
 
  
  
Figure 4.2 Process Window Showing Assign Package Pins  
 
  
  
Figure 4.3  Package Pin Locations   
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4.3   Synthesis  
The synthesis stage converts the text-based HDL design into an NGC netlist file. The netlist is a 
non-readable file that describes the actual circuit to be implemented at a very low level. [1]  
In synthesis convert the RTL description to gates , first the RTL description is translate to 
unoptimized Boolean description ( as AND , OR gates , FFs , Latches ). Next produce an optimized 
Boolean equivalent description . Finally , the optimized Boolean equivalent description is mapped 
to logic gates . [28] 
When finish of write the design by VHDL code , check the synthesis by double click on check 
syntax as figure 4.2 , if the design Ok , the software will show green ckeckmark. 
 
  
View RTL Schematic   
When double click on RTL Schematic in process window  as shown in figure 4.2, will be 
obtained on  RTL Schematic of the Logic Emulator Design, as shown in  figure 4.4, when click 
inside the rectangle in figure 4.4 on the software, will obtained on the Detailing  RTL Schematic of 
Logic Emulator Design as shown in the Appendix 1. 
 
  
  
  
Figure 4.4 RTL Schematic of the Logic Emulator Design  
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4.4   Implement the Design  
  
4.4.1 Translate   
The Translation Stage for translate from RTL description to Boolean equivalent  description . 
    
4.4.2   Map   
The map stage distributed the design to the resource available in the FPGA . The map stage also 
uses the UCF file to understand timing. The map has the ability to 'shuffle' the design around LUTs 
to create the best possible implementation for the design .[1] 
 
Map Report   
The Map Report confirms the resources used within the device and describe trimmed and 
merged logic. And describe where each portion of the design is located in the actual device.[1] 
Double click on Map Report as figure 4.5 will be obtained Map Report as show in figure 4.6    
  
  
  
Figure 4.5 Process Window show Implement Design 
  
 
  
 
Figure 4.6 Map Report   
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Total number slice Register  131 out of   3,840  by rate 3% . Number of total  4  input LUTs  457 
out of 3,840  by rate 11% . Number of occupied slices  270  out of 1,920 by rate 14% . Number of 
bounded IOBs  38  out of 173 by rate 21% .  Number of MULTI 18*18s  1 out of 12 by rate 8% . 
Number of GCLKs  5  out of   8 by rate 62% . 
  
4.4.3   Place & Route   
The Place and Rout stage works with allocation CLBs and chose best or suitable location for 
each block. [1] 
 The place and route tools read the netlist, extract the components and nets from the netlist, 
place the components on the target device, and interconnect the components using the specified 
interconnections. [28] 
  
 
 Place & Route Report 
The Place & Rout Report gives a step-by-step progress report. 
Double click on Place & Rout Report as shown in figure 4.5  will be obtained on Place & Rout 
Report as shown in figure 4.7. Number of External IOBs  38 out of 137 by rate 21% . Number of 
slices 270 out of 1920  by rate 14% . Number of SLICENs 18 out of 960 by rate 1% . Number of 
BUFGMUXs  4 out of 8 by rate 50% . 
  
  
Figure 4.7 Place & Route Report   
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 Floor Planner  
The FloorPlanner is a graphical placement tool that gives control over placing design into a 
target FPGA using a ' drag and drop ' paradigm with the mouse pointer. Double click on 
FloorPlanner in Process window, as figure 4.5 will be obtained the FloorPlanner as figure 4.8.  
 
  
  
Figure 4.8 FloorPlanner 
  
4.5   Generate Program File 
After the Place and Rout Program called 'bitgen' taks the output of the place and rout and 
creates the program bitstream . The Generate Program File for creates a .bit file that can be used by 
the iMPACT programmer to configure a device by double click on Generate Program File in 
process window, as figure 4.9. 
 
 
  
  
Figure 4.9 Process Window shown Generate Programming File  
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4.6   The Area Inside FPGA Chip That Used for Implementation The Design 
By double click on View / Edit Routed Design will be obtain the area that used for this design 
as figure 4.10 
  
  
  
Figure 4.10 The area inside FPGA chip that used for implementation emulator board and logic 
functions 
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 5.   Verification and Testing of  the Hardware  Emulator     
 
5.1   Introduction   
In this Chapter  explained verification and tested the some logic functions that designed and 
written by VHDL language in emulator board. 
After download the functions, that written by VHDL code inside FPGA chip. At this point, the 
FPGA should be programmed and ready, now check and testing some of these functions as 
verification of this work. 
 
 
5.1   Testing and Verification of Function No. 11 The Binary Counter 
Circuit  
This circuit for count up and count down by control on count direction , it has clock signal BTN 
(2) ,  clock enable signal SW (7) , count direction SW (6) , load signal for control on data input  
SW(5) , data input SWs (3..0), output LEDs (7..0). This counter will be count up or down 
according to signal direction with all Rising edge of clock signal, the counter will start the count 
from 0 from the number that entered on data input, when testing this circuit on FPGA chip , as 
figure 5.1, obtained on the results as figure 5.2. The function has been successfully tested for 
several 4 bits DIN. 
 
  
  
 
Figure 5.1 Testing  of Binary Counter Circuit (function 11)  
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Figure 5.2 Timing Diagram of Binary Counter Circuit (function No. 11) 
  
  
5.2   Testing and Verification of Function No. 6 The Barrel Shifter Circuit   
This Circuit four bits Barrel Shifter, the circuit must be shift the input vector (of size 4). 
Assumed the input (0011), when the shift equal to (00), the output must be equal to input, when the 
shift (01), the output must be (0110), and so on, as figure 5.3, when tested and verification the 
Barrel Shifter Circuit obtained on the required results as timing diagram in figure 2.4. The function 
has been successfully tested for several 4 bit DIN. 
  
Figure 5.3 Transfer data in 4-bits Barrel Shifter Circuit   
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Figure 5 .4 Timing diagram for Barrel Shifter Circuit 
 
  
 5.3   Testing and Verification of Function No. 9 The D Latch Circuit 
This circuit for transit the data from input to output, stored data in output, it has data input 
SWs(3..0), gate SW(7), and data output LEDs(3..0). When the gate enamel (high) the data will be 
transit to output, the data on the input during change gate from high to low is stored in Latch , the 
data on the output remains unchanged as long as gate (G) remains, where tested this circuit 
obtained on results the timing diagram as figure 5.5. The function has been successfully tested for 
several 4 bit DIN. 
  
  
  
  
    
Figure 5.5 Timing diagram of D Latch Circuit  
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5.4   Testing and Verification of Function No. 3 The Binary Multiplier 
Circuit   
This circuit for multiplier two binary numbers each number consists on four bits, the first 
number is the SWs (3...0), second number is the SWs (7...4), and output seven segment display. 
When testing this circuit obtained on results (Timing diagram), as figure 5.6. The function has been 
successfully tested for several 4 bit DIN. 
 
  
Figure 5.6 Timing Diagram of Multiplier Circuit  
  
  
5.5   Testing and Verification of Function No. 12 - The Distributed RAM 
with VGA Display  
This function for read and write or store the data inside FPGA chip (dual port, port  A, and port 
B), consists on address input SWs (7..4), data input SWs (3..0), and output LEDs (3..0), this 
function is connected to VGA connector, for show the memory output (addresses according  value 
that stored inside the memory) on PC screen or LCD. This function  shows the output on FPGA 
board (LEDs), and VGA monitor at the same time. When tested this circuit obtained on results as 
timing diagram in figure 5.7, and photo of PC screen for VGA display as figure 5.8. The function 
has been successfully tested for all 16 addresses with several DIN values. 
  
Figure 5.7 Memory RAM Timing diagram  
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Figure 5.8 Output of RAM memory on VGA Display  
  
  
5.6   Testing and Verification of Function No. 15 - The Traffic Lights 
Control with VGA Display  
This function consists on inputs, reset signal BTN (3), walker request BTN (1), and outputs, red 
cars LED(7), yellow cars LED (6), green cars LED(5), red walker LED (4), green walker LED (3), 
FSM (0) LED (0), FSM (1) LED (1), FSM (2) LED (2). This function will be connected to VGA 
connector, for show the output traffic lights control on PC screen or LCD. Can show output on 
FPGA board (LEDs), or on VGA monitor at same time. When testing this function obtained the 
results on VGA display as shown  in figure 5.9. The function has been successfully tested for all  
states of finite state machine diagram.  
   
  
  
 
  
  
Figure 5.9 Traffic Lights Control output on VGA Display for two states  
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6.   Conclusion     
  
 
FPGA Technology Versus Conventional Logic ICs  6.1  
In this section explain the difference between FPGA Technology and conventional logic, by 
very simple example (Binary Multiplier Circuit ) , this circuit for multiplier two binary number 
each number consists on tow bit as figure 2.16 , assembling this circuit required unit for testing and 
assembling this circuit , logic ICs ( 2 IC 7408 , 1 IC 7486 ) , external conductors , input ( switches  
) , outputs ( LEDs ) as figure 6.1 . The assembling this circuit need much more external conductors, 
time for design and assembling, the PCB size, and the errors possibility. But in FPGA Technology 
can write similar this circuit by VHDL language in one or tow lines for multiplier several numbers 
for example tow binary numbers each number consists on four bits as VHDL code in Figure 6.2 .  
FPGA Technology used one board for execute several logic functions, easier errors detection, short 
time for design logic functions. 
 
  
       
Figure 6.1 Binary Multiplier Circuit by Conventional Logic ICs 
  
  
 
 
  
Figure 6.2 Execute the Multiplier Circuit by VHDL code 
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6.2   Conclusion 
This work explained and given glance, about Programmable Logic devices their important and 
applications, specially FPGAs technology that used now in several areas and how programmed it 
by HDL language. This work explained also how written and execute several logic circuits by 
VHDL language that used in micro logic control applications, then implementation and verification 
of them on FPGA chip.    
Hence, can write much logic functions by VHDL code and download these functions inside of 
FPGA chip rather than use several logic ICs, several external conductors, PCB size, the time, and 
the errors possibility, so the FPGA technology reduce the size of hardware and external conductors 
that used specially in big designs that required big size of PCB board. 
From here, conclude the FPGA technology better alternative to other technologies such as ASIC 
and CPLD. 
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Appendix 1   
   
RTL Schematic of the Logic Emulator Design  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
63 
 
  
RTL Schematic of the Logic Emulator Design  
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RTL Schematic of the  Logic Emulator Design 
  
  
 
  
  
  
  
  
  
  
  
  
  
 
